# **RISC-V VECTOR PROCESSORS GENERATOR BY CHISEL**

Liwei Ma Liwei.Ma@Sifive-China.com





1. IC Industry Environment Changed

2. RISC-V Vector Processors

3. Hardware Agile Design by Chisel



"RISC-V Vector Processors Generator by Chisel" by Liwei Ma

## IC INDUSTRY ENVIRONMENT CHANGED



# CHANGE I: COMPUTATION PARADIGM SHIFT

• Logic-based computation  $\Rightarrow$  raw-data-based computation



# **CHANGES II: PRODUCTIVITY SHIFT**

• Company-wide local workspace  $\Rightarrow$  cross-company cloud workspace



Cloud workspace with Chisel



# SIFIVE CHINA CPU DEVELOPMENT ROADMAP

• Focused on RISC-V vector processors for AI, crypto and 5G.



## **RISC-V VECTOR PROCESSORS**



# WHY RISC-V VECTOR ISA MATTERS



# COMPARISION OF RISC-V VECTOR AND GPU AND ASIC

### GPU

It is huge, and hungry.

## ASIC

• It is slow and fragmented.

## **RISC-V Vector**

• It is unified programmable.



# **RISC-V VECTOR ISA INTRODUCTION**

• 367 vector instructions VS 296 scalar instructions

Config	<pre>setvl/setvli vtype (vsew, vlmul) and vl (length)</pre>	
Load/store	unit stride, stride, indexed and first fault	
Atomic OPs	atomic memory read-modify-write	
Integer	logic, bitwise, and integer arithmetic	
Fixed-point	fixed-point arithmetic	
Floating-point	floating-point arithmetic	
Reduction	reduce a vector to a scalar	
Mask	mask helper instructions	
Permutation	move element around in a vector	

# **RISC-V VECTOR REGISTER FILE**

- Variable standard element width (vsew)
- Vector register grouping (vlmul)



# **RISC-V VECTOR LOAD STORE INSTRUCTIONS**

#### An example of v1h, vsew = 32, vlmul = 2, VLEN = 256 bits

Memory



- sign or zero extended
- unit stride, stide, indexed



# **ELEMENT-WISE VECTOR COMPUTATION INSTRUCTIONS**





## **REDUCTION VECTOR COMPUTATION INSTRUCTIONS**





"RISC-V Vector Processors Generator by Chisel" by Liwei Ma

# PERMUTATION VECTOR COMPUTATION INSTRUCTIONS





"RISC-V Vector Processors Generator by Chisel" by Liwei Ma

# **RISC-V VECTOR PROCESSORS GENERATOR**



## HARDWARE AGILE DESIGN BY CHISEL



# CHISEL IS THE INTERFACE FOR AI SELF-EVOLUTION

## Rebuild IC Industry with AI

- AI explore IC design space
- Chisel is the interface for AI to access IC





# SIFIVE CHINA VECTOR PROCESSOR ROADMAP



# SAND: CHISEL-BASED RISC-V VECTOR FORMAL SPEC

• Inspired by RISC-V Scalar SPEC

Forvis	BlueSpec	Haskell
Grift	Galois	Haskell
Sail	Cambridge	Sail
Riscv-plv	MIT	Haskell
Kami	SiFive	Coq

• Why not a SPEC in the design language?

Sand SiFan Chisel

- Easy to read, check and reference
- Synthesizable verification



# INSTRUCTION IMPLEMENTATIONN EXAMPLE

```
object VREDSUM {
   val pattern = BitPat("b000000?????????010?????1010111")
2
   def execute(x: UInt, y: UInt) = x + y}
4
5 val group = List(VREDSUM, VREDMAXU. ...)
6
val line2 = vsrc2.asVecOfUInt(lineElems)
% val line1 = vsrc1.asVecOfUInt(lineElems)
yal result = line2.fold (line1(0)) { case(x,y) =>
   MuxLookup(funct6, 0.U,
10
     group map {op.FUNCT6 -> op.execute(x,y)})}
11
```



# **INSTRUCTION EXECUTION EXAMPLE**

## vredsum program snippet

auipc	t0,0xa0000
addi	t0,t0,-140 # 20000100 <vdata2></vdata2>
vle.v	v0,(t0)
auipc	t0,0xa0000
addi	t0,t0,-408
vle.v	v8,(t0)
auipc	t0,0xa0000
addi	t0,t0,60 # 200001e0 <vinitdata></vinitdata>
vle.v	v16,(t0)
vredsum.	vs v16,v8,v0
vslidedo	own.vi v24,v16,1
vmv.x.s	s8,v24
<b>li</b>	t4,θ
<b>li</b>	gp,2
bne	s8,t4,800003b4 <fail></fail>
vmv.x.s	s8,v16
lui	t4,0xe
addi	t4,t4,-620 # dd94 <begin_vector_rom-0x1fff226c< th=""></begin_vector_rom-0x1fff226c<>
<b>li</b>	gp, 2
bne	s8,t4,800003b4 <fail></fail>

#### execution result

PRINT	@80000144	(V0 )	= [ 3b 3e e1 41 16 36 fb c2 ]
PRINT	@80000148	(V8)	= [ 32 43 f6 a8 88 5a 30 8d ]
PRINT	@8000014c	(V16)	= [ 61 bf ed f7 24 29 b0 23 ]
PRINT	@80000154	(V16)	= [ 0 0 0 0 0 0 0 74 ]
PRINT	@80000160	(v24)	= [ 0 0 0 0 0 0 0 0 ]
PRINT	@80000174	(v24)	= [ 0 0 0 0 0 0 0 0 ]
PRINT	@800001b0	(VØ )	= [ 3b3e e141 1636 fbc2 ]
PRINT	@800001b4	(V8)	= [ 3243 f6a8 885a 308d ]
PRINT	@800001b8	(V16)	= [ 61bf edf7 2429 b023 ]
PRINT	@800001c0	(V16)	= [ 0 0 0 dd94 ]
PRINT	@800001cc	(v24)	= [ 0 0 0 0 ]
PRINT	@800001e0	(v24)	= [ 0 0 0 0 ]
PRINT	@80000220	(V0 )	= [ 3b3ee141 1636fbc2 ]
PRINT	@80000224	(V8)	= [ 3243f6a8 885a308d ]
PRINT	@80000228	(V16)	= [ 61bfedf7 2429b023 ]
PRINT	@80000230	(V16)	= [ 0 d0d522f7 ]
PRINT	@8000023c	(v24)	= [ 0 0 ]
PRINT	@80000250	(v24)	= [ 0 0 ]

Ve

## HOW WE COLLABORATE ON RISC-V VECTOR



# HOW WE COLLABORATE ON RISC-V VECTOR





"RISC-V Vector Processors Generator by Chisel" by Liwei Ma

# HOW WE COLLABORATE ON RISC-V VECTOR

### Program in RISC-V-V

- Try Spike
- Try GCC assembler

#### Execute on Rock

- Sand, introduced
- Rock, on the way

# Explore new market

- 5G
- Crypto

