

# **RISC-V Architecture Overview**

# **RISC-V Origin Story (pronounced: risk five)**



- Started as a "3-month project" in 2010 at UC Berkeley
  - Required a simple ISA which could be extended
  - Commercial ISAs were too complex and presented IP legal issues

### What is **RISC-V**?

- A high-quality, license-free, royalty-free RISC ISA
- Standard maintained by the non-profit RISC-V Foundation
- Suitable for all types of computing systems
  - From Microcontrollers to Supercomputers
- **RISC-V** is available freely under a permissive license
- RISC-V is not...
  - A Company
  - A CPU implementation



Inventors of RISC-V

**Si**Five

3

 RISC-V Foundation is a non-profit organization formed in August 2015 to publicly govern the ISA

### • Foundation Functions

- Directs future development of ISA
- Compliance tests
- Promotion of the ISA
- >350 members representing a wide range of markets



### **Foundation Mission Statement**

The RISC-V Foundation is a non-profit consortium chartered to standardize, protect, and promote the free and open RISC-V instruction set architecture together with its hardware and software ecosystem for use in all computing devices.

29 November 2016

RISC-V Foundation







# **Status of the RISC-V Specifications**



### • User Mode - version 2.2 Ratified

- Frozen in 2014 at version 2.0
- Updates since 2.0:
  - CSR and FENCE.I instructions moved out of base extension "I"
  - Memory model clarifications
- Privilege Mode version 1.11 Ratified
  - Version 1.11 ratified May 2019
- Debug Spec version 0.13 Ratified
- Specifications in Progress
  - Hypervisor Extension version 0.3 Draft
  - Vector Extension version 0.7 Draft
  - And many more

### Participate - <u>https://riscv.org</u>

- Join the mailing list
- Become a member

The RISC-V Instruction Set Manual Volume I: Unprivileged ISA Document Version 20190305-Base-Ratification

Editors: Andrew Waterman<sup>1</sup>, Krste Asanović<sup>1,2</sup> <sup>3</sup>SiFive Inc., <sup>2</sup>CS Division, EECS Department, University of California, Berkeley andrew@sifive.com, krste@berkeley.edu May 4, 2019



# **RISC-V Basics**

- RISC-V uses a standard naming convention to describe the ISAs supported in a given implementation
- ISA Name format: RV[###][abc.....xyz]
  - RV Indicates a RISC-V architecture
  - [###] {32, 64, 128} indicate the width of the integer register file and the size of the user address space
  - [abc...xyz] Used to indicate the set of extensions supported by an implementation.



RV64GC

### • Extensions define instructions

- "I" for Integer is the only required extension in a RISC-V implementation and defines 40 instructions
- The RISC-V Specification defines a number of "Standard Extensions"
  - Standard Extensions are defined by the RISC-V Foundation and are optional
- RISC-V allows for custom, "Non-Standard", extensions in an implementation
- Putting it all together (examples)
  - RV32I The most basic RISC-V implementation
  - RV32IMAC Integer + Multiply + Atomic + Compressed
  - RV64GC 64bit IMAFDC
  - RV64GCXext IMAFDC + a non-standard extension

Extension	Description	
I	Integer	
М	Integer Multiplication and Division	
A	Atomics	
F	Single-Precision Floating Point	
D	Double-Precision Floating Point	
G	General Purpose = IMAFD	
С	16-bit Compressed Instructions	
Non-Standard User-Level Extensions		
Xext	Non-standard extension "ext"	

Common RISC-V Standard Extensions \*Not a complete list

### **Register File**

### • RV32I/64I have 32 Integer Registers

- Optional 32 FP registers with the F and D extensions
- RV32E reduces the register file to 16 integer registers for area constrained embedded devices
- Width of Registers is determined by ISA
- RISC-V Application Binary Interface (ABI) defines standard functions for registers
  - Allows for software interoperability
- Development tools usually use ABI names for simplicity

Register	ABI Name	Description	Saver
xO	zero	Hard-wired zero	-
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	-
x4	tp	Thread pointer	-
x5-7	t0-2	Temporaries	Caller
x8	s0/fp	Saved register/Frame pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function Arguments/return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Caller

**Si**Five

- RISC-V Privileged Specification defines 3 levels of privilege, called Modes
- Machine mode is the highest privileged mode and the only required mode
  - Flexibility allows for a range of targeted implementations from simple MCUs to highperformance Application Processors
- Machine, Hypervisor, Supervisor modes each have Control and Status Registers (CSRs)
  - More on these later

RISC-V Modes			
Level	Name	Abbr.	
0	User/Application	U	
1	Supervisor	S	
2	Hypervisor	HS	
3	Machine	Μ	

Supported Combin	ations of Modes
Supported Levels	Modes
1	Μ
2	M, U
3	M, S, U
4	M, HS, S, U



# **RISC-V** Instructions



### **RISC-V Reference Card**

R	215	50-1	1
Base Integer I	nstr	uctions	
ategory Name	Fmt		
oads Load Byte	I	LB	rd,rsl,imm
Load Halfword	Ι	LH	rd, rs1, imm
Load Word	Ι	L{W D Q}	rd,rs1,imm
Load Byte Unsigned		LBU	rd,rs1,imm
Load Half Unsigned	I	L{H W D}U	rd, rsl, imm
tores Store Byte	S	SB	rs1,rs2,imm
Store Halfword	S	SH	rs1,rs2,imm
Store Word	S	S{W D Q}	rs1,rs2,imm
hifts Shift Left	1.1.1.1.1.1.1	Sector Se	rd,rs1,rs2
Shift Left Immediate			rd,rs1,shamt
Shift Right			rd,rs1,rs2
Shift Right Immediate			rd,rsl,shamt
Shift Right Arithmetic		Contraction of the Contraction of the Contraction	rd,rs1,rs2
Shift Right Arith Imm			rd, rs1, shamt
Arithmetic ADD			rd,rs1,rs2
ADD Immediate	I	A CONTRACTOR OF A CONTRACT OF	rd,rsl,imm
SUBtract		and the second sec	rd,rs1,rs2
Load Upper Imm		LUI	rd, imm
Add Upper Imm to PC	U	AUIPC	rd, imm
Logical XOR		XOR	rd,rs1,rs2
XOR Immediate		XORI	rd, rsl, imm
OR		OR	rd,rs1,rs2
OR Immediate		ORI	rd,rsl,imm
AND		AND	rd,rs1,rs2
AND Immediate	I	ANDI	rd,rs1,imm
Compare Set <	R	SLT	rd,rs1,rs2
Set < Immediate		SLTI	rd,rs1,imm
Set < Unsigned		SLTU	rd,rs1,rs2
Set < Imm Unsigned	I	SLTIU	rd,rsl,imm
Branches Branch =		BEQ	rs1,rs2,imm
Branch ≠		BNE	rs1,rs2,imm
Branch <		BLT	rsl,rs2,imm
Branch ≥		BGE	rs1,rs2,imm
Branch < Unsigned		BLTU	rs1,rs2,imm
Branch ≥ Unsigned		BGEU	rs1,rs2,imm
Jump & Link J&L		JAL	rd, imm
Jump & Link Register	I	JALR	rd,rsl,imm
Synch Synch thread		FENCE	a cope of a panel
Synch Instr & Data	Î	FENCE. I	
System System CALL	-	SCALL	
System BREAK	I	SBREAK	
Counters ReaD CYCLE	I	RDCYCLE	rd
ReaD CYCLE upper Half	Î	RDCYCLEH	rd
ReaD TIME	I	RDTIME	rd
ReaD TIME upper Half	I	RDTIME	rd
ReaD INSTR RETired	I	RDINSTRET	
ReaD INSTR upper Half		RDINSTRET	
Kedo mork upper nali	4	INDINSTRETH	

- Most base integer instructions "Compress" to 16-bit equivalents
  - 1:1 mapping of compressed instructions to standard instructions
- Smaller code size can reduce cost in embedded systems
  - Directly resulting in smaller Flash/ROM/RAM
- Smaller code size can increase performance and reduce power
  - Better utilization of Cache RAMs
  - Fewer transactions across high power interfaces (DRAM, Flash, etc...)
- RV64 can also use the C Extension





I'm mostly

embedded flash



15



- Atomic memory operations (AMO) perform Read-Modify-Write operations in a single Atomic instruction
  - Logical, Arithmetic, Swap
  - Acquire (aq) and Release (rl) bits for release consistency
- Load-Reserved/Store-Conditional pairs
  - Guaranteed forward progress for short sequences



```
li t0, 1 # Initialize swap value.
again:
   amoswap.w.aq t0, t0, (a0) # Attempt to acquire
lock.
   bnez t0, again # Retry if held.
   # ...
   # Critical section.
   # ...
   amoswap.w.rl x0, x0, (a0) # Release lock by
storing 0.
```

Example RISC-V Spinlock

- Fences are used to enforce program order on device I/O and memory accesses
- **FENCE** instruction format
  - FENCE predecessor, successor
  - Predecessor/successor can be
    - R,W,I,O
  - FENCE RWIO, RWIO full barrier





# **CSR and ECALL Instructions**

- Control and Status Registers (CSRs) have their own dedicated instructions :
  - Read/Write
  - Read and Set bit
  - Read and Clear bit
- Environment Call instruction used to transfer control to the execution environment and a higher privileged mode
  - Triggers a synchronous Interrupt (discussed later)
  - Example: User mode program can use an ECALL to transfer control to a Machine mode OS kernel, aka System Call



# **RISC-V Control and Status Registers (CSR)**

# What are Control and Status Registers (CSRs)

- CSRs are Registers which contain the working state of a RISC-V machine
- CSRs are specific to a Mode
  - Machine Mode has ~17 CSRs (not including performance monitor CSRs)
  - Supervisor Mode has a similar number, though most are subsets of their equivalent Machine Mode CSRs
    - Machine Mode can also access Supervisor CSRs
- CSRs are defined in the RISC-V privileged specification
  - We will cover a few key CSRs here



# $\bigcirc$

# **Identification CSRs**

- misa Machine ISA Register
  - Reports the ISA supported by the hart (i.e. RV32IMAC)
- *mhartid* Machine hart ID

   Integer ID of the Hardware Thread
- *mvendorid* Machine Vendor ID
   JEDEC Vendor ID
- marchid Machine Architecture ID
  - Used along with *mvendorid* to identify a implementation. No format specified
- *mimpid* Machine Implementation ID
  - Implementation defined format





### Machine Status (*mstatus*) - The Most Important CSR

#### Control and track the hart's current operating state

Bits	Field Name	Description
0	UIE	User Interrupt Enable
1	SIE	Supervisor Interrupt Enable
2	Reserved	
3	MIE	Machine Interrupt Enable
4	UPIE	User Previous Interrupt Enable
5	SPIE	Supervisor Previous Interrupt Enable
6	Reserved	
7	MPIE	Machine Previous Interrupt Enabler
8	SPP	Supervisor Previous Privilege
[10:9]	Reserved	
[12:11]	MPP	Machine Previous Privilege

Bits	Field Name	Description
[14:13]	FS	Floating Point State
[16:15]	XS	User Mode Extension State
17	MPRIV	Modify Privilege (access memory as MPP)
18	SUM	Permit Supervisor User Memory Access
19	MXR	Make Executable Readable
20	TVM	Trap Virtual memory
21	TW	Timeout Wait (traps S-Mode wfi)
22	TSR	Trap SRET
[23:30]	Reserved	
[31]	SD	State Dirty (FS and XS summary bit)

RV32 mstatus CSR

### **Timer CSRs**

- mtime
  - RISC-V defines a requirement for a counter exposed as a memory mapped register
  - There is no frequency requirement on the timer, but
    - It must run at a constant frequency
    - The platform must expose frequency

- mtimecmp
  - RISC-V defines a memory mapped timer compare register
  - Triggers an interrupt when mtime is greater than or equal to mtimecmp

Bits	Field Name	Description
[63:0]	mtime	Machine Time Register

mtime CSR

Bits	Field Name	Description
[63:0]	mtimecmp	Machine Time Compare Register

*mtimecmp* CSR



**Si**Five

# **Supervisor CSRs**

- Most of the Machine mode CSRs have  $\bullet$ **Supervisor mode equivalents** 
  - Supervisor mode CSRs can be used to control the state of Supervisor and User Modes.
  - Most equivalent Supervisor CSRs have the same mapping as Machine mode without Machine mode control bits
  - *sstatus, stvec, sip, sie, sepc, scause, satp*, and more
- satp Supervisor Address Translation and **Protection Register** 
  - Used to control Supervisor mode address translation and protection

Bits	Field Name	Description
[21:0]	PPN	Physical Page Number of the root page table
[30:22]	ASID	Address Space Identifier
31	MODE	MODE=1 uses Sv32 Address Translation

RV32 satp CSR

Bits	Field Name	Description
[43:0]	PPN	Physical Page Number of the root page table
[59:44]	ASID	Address Space Identifier
[63:60]	MODE	Encodings for Sv32, Sv39, Sv48

RV64 satp CSR

### Virtual Memory

- RISC-V has support for Virtual Memory allowing for sophisticated memory management and OS support (Linux)
- Requires an S-Mode implementation
- Sv32
  - 32bit Virtual Address
  - 4KiB, 4MiB page tables (2 Levels)
- Sv39 (requires an RV64 implementation)
  - 39bit Virtual Address
  - 4KiB, 2MiB, 1GiB page tables (3 Levels)
- Sv48 (requires an RV64 implementation)
  - 48bit Virtual Address
  - 4KiB, 2MiB, 1 GiB, 512GB page tables (4 Levels)
- Page Tables also contain access permission attributes





# **Physical Memory Protection (PMP)**

- Can be used to enforce access restrictions on less privileged modes
  - Prevent Supervisor and User
     Mode software from accessing unwanted memory
- Up to 16 regions with a minimum region size of 4 bytes
- Ability to Lock a region
  - A locked region enforces permissions on all accesses, including M-Mode
  - Only way to unlock a region is a Reset



Example PMP Memory Map



# **RISC-V Interrupts**

# RISC-V Interrupts

### • **RISC-V defines the following interrupts per Hart**

- Software architecturally defined software interrupt
- Timer architecturally defined timer interrupt
- External Peripheral Interrupts
- Local Hart specific Peripheral Interrupts
- Optionally per privilege level
  - Can have Supervisor Software/Timer/Machine Interrupts
  - Can have User Software/Timer/Machine
- Local interrupts are optional and implementation specific
  - Can be used for hart-specific peripheral interrupts
  - Useful for latency-sensitive embedded systems or small embedded systems with a small number of interrupts



# Machine Status (*mstatus*) – As it relates to Interrupts

Bits	Field Name	Description
0	UIE	User Interrupt Enable
1	SIE	Supervisor Interrupt Enable
2	Reserved	
3	MIE	Machine Interrupt Enable
4	UPIE	User Previous Interrupt Enable
5	SPIE	Supervisor Previous Interrupt Enable
6	Reserved	
7	MPIE	Machine Previous Interrupt Enabler
8	SPP	Supervisor Previous Privilege
[10:9]	Reserved	
[12:11]	МРР	Machine Previous Privilege

Bits	Field Name	Description
[14:13]	FS	Floating Point State
[16:15]	XS	User Mode Extension State
17	MPRIV	Modify Privilege (access memory as MPP)
18	SUM	Permit Supervisor User Memory Access
19	MXR	Make Executable Readable
20	TVM	Trap Virtual memory
21	TW	Timeout Wait (traps S-Mode wfi)
22	TSR	Trap SRET
[23:30]	Reserved	
[31]	SD	State Dirty (FS and XS summary bit)

#### RV32 mstatus CSR

- M/S/U IE Global Interrupt Enables for Modes which supports interrupts
  - M/S/U PIE Encodes the state of interrupt enables prior to an interrupt.
    - These bits can also be written to in order to enable interrupts when returning to lower privilege modes
- M/S PP Encodes the privilege level prior to the previous interrupt
  - These bits can also be written to in order to enter a lower privilege mode when executing MRET or SRET instructions

# $\bigcirc$

# Machine Interrupt Cause CSR (mcause)

- Interrupts are identified by reading the *mcause* CSR
- The *interrupt* field determines if a trap was caused by an interrupt or an exception

Bits	Field Name	Description
XLEN-1	Interrupt	Identifies if an interrupt was synchronous or asynchronous
[XLEN-2:0]	Exception Code	Identifies the exception

mcause CSR

Interrupt = 1 (interrupt)						
Exception Code	Description					
0	User Software Interrupt					
1	Supervisor Software Interrupt					
2	Reserved					
3	Machine Software Interrupt					
4	User Timer Interrupt					
5	Supervisor Timer Interrupt					
6	Reserved					
7	Machine Timer Interrupt					
8	User External Interrupt					
9	Supervisor External Interrupt					
10	Reserved					
11	Machine External Interrupt					
12 - 15	Reserved					
≥16	Local Interrupt X					

Interrupt = 0 (exception)					
Exception Code	Description				
0	Instruction Address Misaligned				
1	Instruction Access Fault				
2	Illegal Instruction				
3	Breakpoint				
4	Load Address Misaligned				
5	Load Access Fault				
6	Store/AMO Address Misaligned				
7	Store/AMO Access Fault				
8	Environment Call from U-mode				
9	Environment Call from S-mode				
10	Reserved				
11	Environment Call from M- mode				
12	Instruction Page Fault				
13	Load Page Fault				
14	Reserved				
15	Store/AMO Page Fault				
≥16	Reserved				

# $\bigcirc$

# Machine Interrupt-Enable and Pending CSRs (mie, mip)

- *mie* used to enable/disable a given interrupt
- *mip* indicates which interrupts are currently pending
  - Can be used for polling
- Lesser-privilege bits in *mip* are writeable
  - i.e. Machine-mode software can be used to generate a supervisor interrupt by setting the STIP bit
- *mip* has the same mapping as *mie*

Bits	Field Name	Description
0	USIE	User Software Interrupt Enable
1	SSIE	Supervisor Software Interrupt Enable
2	Reserved	
3	MSIE	Machine Software Interrupt Enable
4	UTIE	User Timer Interrupt Enable
5	STIE	Supervisor Timer Interrupt Enable
6	Reserved	
7	MTIE	Machine Timer Interrupt Enable
8	UEIE	User External Interrupt Enable
9	SEIE	Supervisor External Interrupt Enable
10	Reserved	
11	MEIE	Machine External Interrupt Enable
12-15	Reserved	
≥16	LIE	Local Interrupt Enable

mie CSR

**Si**Five



# Machine Trap Vector CSR (mtvec)

#### *mtvec* sets the Base interrupt vector and the interrupt Mode

Bits	Field Name	Description
[XLEN-1:6]	Base	Machine Trap Vector Base Address. 64-byte Alignment
[1:0]	Mode	MODE Sets the interrupt processing mode.

#### mtvec CSR

#### • *mtvec*.Mode = Direct

- All Interrupts trap to the address *mtvec*. Base
- Software must read the *mcause* CSR and react accordingly

#### • *mtvec*.Vectored

- Interrupts trap to the address *mtvec*. Base + (4\**mcause*. *ExCode*)
- Eliminates the need to read mcause for asynchronous exceptions

mtvec Modes						
Value	Name	Description				
0x0	Direct	All Exceptions set PC to mtvec.BASE Requires 4-Byte alignment				
0x1	Vectored	Asynchronous interrupts set pc to mtvec.BASE + (4×mcause.EXCCODE) Requires 4-Byte alignment				
> 0x01		Reserved				

32

#### **mtevc.MODE = Direct**

- On entry, the RISC-V hart will
  - Save the current state



- Then set PC = mtvec, mstatus.MIE = 0
- MRET instruction restores state



• Typical trap handler software will

```
Push Registers
...
interrupt = mcause.msb
if interrupt
branch isr_handler[mcause.code]
else
branch exception_handler[mcause.code]
...
Pop Registers
MRET
```

Interrupt handler pseudo code

# **Interrupt Handler Code**

RISC-V Assembly interrupt handler to Push and Pop register file

#### void handle trap() .align 2 .global trap entry unsigned long mcause = read csr(mcause); trap entry: addi sp, sp, -16\*REGBYTES if (mcause & MCAUSE INT) { //mask interrupt bit and branch to handler //store ABI Caller Registers isr handler[mcause & MCAUSE CAUSE] (); STORE x1, 0\*REGBYTES(sp) } else { STORE x5, 2\*REGBYTES(sp) //branch to handler STORE x30, 14\*REGBYTES(sp) exception handler[mcause](); STORE x31, 15\*REGBYTES(sp) //call C Code Handler call handle trap //restore ABI Caller Begisters //write trap entry address to mtvec LOAD x1, 0\*REGBYTES(sp) write csr(mtvec, ((unsigned long)&trap entry)); LOAD x5, 2\*REGBYTES(sp) LOAD x30, 14\*REGBYTES(sp) LOAD x31, 15\*REGBYTES(sp) addi sp, sp, 16\*REGBYTES mret

function

C Code Handler determines interrupt cause and branches to the appropriate

**Si**Five



# **Compiler Interrupt Attribute**

- Pushing and Popping Registers in Assembly is a pain
- The *interrupt* attribute was added to GCC to facilitate interrupt handlers written entirely in C
  - Interrupt functions only saves/restores necessary registers onto the stack
  - Align function on an 8-byte boundary
  - Calles MRET after popping register file back off the stack

#### Interrupt handler with *interrupt* attribute. No assembly Code necessary

```
void handle_trap(void) __attribute((interrupt));
void handle_trap()
{
    unsigned long mcause = read_csr(mcause);
    if (mcause & MCAUSE_INT) {
        //mask interrupt bit and branch to handler
        isr_handler[mcause & MCAUSE_CAUSE] ();
    } else {
        //synchronous exception, branch to handler
        exception_handler[mcause & MCAUSE_CAUSE]();
    }
}
//write handle trap address to mtvec
```

//write nanale\_trap address to mtvec write\_csr(mtvec, ((unsigned long)&handle\_trap));



# Core Local Interruptor (CLINT)

- Core Local Interruptor is a memory mapped peripheral used to generate Software and Timer Interrupts
- Machine Software Interrupt Pending Register
  - When written to, will pend a hart specific software interrupt

#### • Machine Timer and Timer Compare Registers

- *mtime* CSR is a 64 bit clock which continually increments
- *mtimecmp* will generate a hart specific interrupt when *mtime* = *mtimecmp*
- Multi-Core scalable and consistent register map across SiFive RISC-V Core IP
  - Provides registers to generate software and timer interrupts for all harts in a system





# **RISC-V Global Interrupts**

- RISC-V defines Global Interrupts as a Interrupt which can be routed to any hart in a system
- Global Interrupts are prioritized and distributed by the Platform Level Interrupt Controller (PLIC)
- The PLIC is connected to the External Interrupt signal for 1 or more harts in an implementation



# Platform Level Interrupt Controller (PLIC)





# **PLIC Interrupt Code Example**

- In this example an interrupt is presented to the PLIC
- The PLIC signals an interrupt to a hart using the Machine External Interrupt (interrupt 11)
- The interrupt handler (handle\_trap) branches to the defined function to handle the Machine External Interrupt
  - C Code placed the address of machine\_external\_interrupt function in location 11 of the async\_handler vector table
- The machine\_external\_interrupt handler does the following:
  - Reads the PLIC's claim/complete register to determine highest priority pending interrupt
  - Uses another vector table to branch to the interrupt's specific handler
  - Completes the interrupt by writing the interrupt number back to the PLIC's claim/complete

```
void handle trap(void) attribute((interrupt));
                                                                    void machine external interrupt()
void handle trap()
                                                                       //get the highest priority pending PLIC interrupt
    unsigned long mcause = read csr(mcause);
                                                                       uint32 t int num = plic.claim comlete;
    if (mcause & MCAUSE INT)
                                                                       //branch to handler
       //mask interrupt bit and branch to handler
       isr handler[mcause & MCAUSE CAUSE] ();
                                                                       plic handler[int num]();
    } else {
                                                                       //complete interrupt by writing interrupt number
       //synchronous exception, branch to handler
                                                                       back to PLIC
      exception handler[mcause & MCAUSE CAUSE]();
                                                                       plic.claim complete = int num;
 //install PLIC handler at MEIP Location
isr handler[11] = machine external interrupt;
//write trap entry address to mtvec
write csr(mtvec, ((unsigned long)&handle trap));
```

**Si**Five

# $\bigcirc$

# **RISC-V Interrupt System Architecture (M-mode only example)**





# **RISC-V Vector Extension**

# **Vector Extension Origin - Hwacha**

- RISC-V (2010) originally designed to explore new accelerators based on top of vector engine (ESP)
- Hwacha was primary research vehicle to develop vector ISA and microarchitecture ideas (2012)
  - Hwacha taped out multiple times at UCB (v4.5 on EagleX)
  - Hwacha was an explicitly decoupled vector-fetch accelerator with own vector instruction stream

#### RISC-V "V" extension has more traditional single instruction stream, a la original Cray vectors



Figure 6: Preliminary performance results. (Higher is better.) Due to scale, bars for certain benchmarks have been truncated. *sdgemm-unroll-opt* has speedups  $14.0 \times$  on the baseline and  $13.8 \times$  on HOV. *hsgemm-unroll-opt* has speedups  $12.0 \times$  on the baseline and  $19.0 \times$  on HOV.

https://www2.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-264.pdf



# **RISC-V Vector Extension History**

- First proposal (v0.1) presented June 2015 workshop
- Many iterations until recent v0.7 stable draft in Jan 2019
  - v0.7 now being targeted by community with implementation work and software development
  - Stable spec version v0.7.1, matching software release!
- By far the largest RISC-V extension (larger than sum of everything previously ratified)

The second second second			Laboration 1991		0 0 0 0		
Eriscy / riscv-v-spec			@38atts • 64	*50 1	Dill A book 0	0	
O Code (Crissies III) (Cri	Pull requests # Project	a a triwler & Security	(), Preights				
Working dnaft of the proposed i	RISC-V V vector extension						
(2) <b>351</b> committe	1/ 10 broches	S L referete	Ja 19 combutors	-4	¢ccav-u		
Top 8.7.1 • New pull request		B	new Tim () Reveal Dire	find the	Character descention)		
Laurent The vision is follow	vi.7.3 research: 2 etc. metabo	6	Cla		the set of the last 1	D.	
E gagear	addog HTML / PDF georg	don for the state: Web site			it most size	0	
The location of the location o	Alifeti CCA Joaren 11 vezi	ri spin.			Test yes		
() READWE and	added immuchton for OSX a	and Windows			0 months ag	0	
imm)-tabler taber	70X(mit mble adut) Frant	Errors: Cannet Fit.			5 too the ap	0	
Entry atoc	prefo companiatori instructio	una auliti virv(i43860)			6 months ag	0	
🖾 pacitaga jaint	removed Travis Crearys				0 rouths ap	p	
E v speciatioc	This version is "official" vo.	1.1 release for Zurich workshop.			5 reorite.ap	0	
Evalu-famor.adue	Revent Tormated document	n bar better HTML i TCF rendering	C		8 months ag	6	
🖳 væne-fornat asbe:	Revent Torinaded dataway	n har bester HTML / POF rendering	r		8 months ap	0	
El volg-format active	Resert Tornalist document	t be bitler HTML FFCF rendering	r -		3 munta ap	0	
Till volgastax	Added source lites.				liter yea	f.	
El vector-en emplesi adoc	prefo compension minutal	ons with vm(=160)			S monte ap	D	
E vector op base anv	add destructive integer mud	13			list yes	e	
El vecto op-vtypes con	Thus operation table links				last yes	6	
El wroem-format.adoc	Proyect Torreated document	n for bester H7ML r POF rendering	r.		9 norths ap	0-	
E vige-farmatiada:	Reserved and remetered of	ector CSR sectors to define VLW	X with avoid 1		ti miniha ag	5	
# README md							

### https://github.com/riscv/riscv-v-spec

# $\bigcirc$

# **RISC-V Foundation Vector Extension Overview**



<u>Vector</u> <u>CSRs</u> vtype

Vtype sets width of element in each vector register (e.g., 16-bit, 32-bit, ...)

VI Vector length CSR sets number of

Vector length CSR sets number of elements active in each instruction

#### vstart

Resumption element after trap



*Fixed-point rounding mode and saturation flag fields in FP CSR* 

Maximum vector length (VLMAX) depends on implementation, number of vector registers used, and type of each element.

- Unit-stride, strided, scatter-gather, structure load/store instructions
- Rich set of integer, fixed-point, and floating-point instructions
- Vector-vector, vector-scalar, and vector-immediate instructions
- Multiple vector registers can be combined to form longer vectors to reduce instruction bandwidth or support mixed-precision operations (e.g., 16b\*16b->32b multiply-accumulate)
- Designed for extension with custom datatypes and widths



- **ELEN:** Size of largest element in bits
- VLEN: Number of bits in each vector register
  - VLEN >= ELEN
- Datapath Width

Vector ISA designed to allow same binary code to work across variations in VLEN and datapath width

Name	Issue Policy	Issue Width	VLEN (bits)	Datapath (bits)	VLEN/Datapath (beats)
Smallest	InO	1	32	32	1
Simple	InO	1	512	128	4
InO-Spatial	InO	2	128	128	1
OoO-Spatial	000	2-3	128	128	1
OoO-Temporal	000	2-3	512	128	4
OoO-Server	000	3-6	2048	512	4
OoO-HPC	000	3-6	16384	2048	8



### **Example - 32-bit Vector Add**

```
# vector-vector add routine of 32-bit integers
   # void vvaddint32(size_t n, const int*x, const int*y, int*z)
   # { for (size_t i=0; i<n; i++) { z[i]=x[i]+y[i]; } }</pre>
   #
   \# a0 = n, a1 = x, a2 = y, a3 = z
   # Non-vector instructions are indented
vvaddint32:
   vsetvli t0, a0, e32 # Set vector length based on 32-bit vectors
   vlw.v v0, (a1) # Get first vector
     slli t0, t0, 2  # Multiply number done by 4 bytes
     add a1, a1, t0 # Bump pointer
   vlw.v v1, (a2) # Get second vector
     add a2, a2, t0 # Bump pointer
   vadd.vv v2, v0, v1 # Sum vectors
   vsw.v v2, (a3) # Store result
     add a3, a3, t0 # Bump pointer
     bnez a0, vvaddint32 # Loop back
                         # Finished
     ret
```

SiFive



### **Example - SAXPY**

```
# void
# saxpy(size_t n, const float a, const float *x, float *y)
# { size_t i; for (i=0; i<n; i++) { y[i] = a * x[i] + y[i];}}</pre>
#
# register arguments:
#
     a0
             n
#
     fa0
             а
#
    a1 x
#
     a2
             y
saxpy:
   vsetvli a4, a0, e32, m8 # Set vector length based on 32-bit vectors, Vlmul x8
   vlw.v v0, (a1) # Get first vector x[i]
      sub a0, a0, a4# Decrement countslli a4, a4, 2# Multiply length by 4 vector elements
      add a1, a1, a4 # Increment pointer
   vlw.v v8, (a2) # Get second vector y[i]
    vfmacc.vf v8, fa0, v0 # Fused Multiply Accumulate v8 = (fa0 * v0) + v8
    vsw.v v8, (a2)
                           # Store result
       add a2, a2, a4
                           # Increment pointer
      bnez a0, saxpy # Loop Back
                           # Finished
      ret
```

**Si**Five