

SiFive Tech Day

Hsinchu | Nov.14





SiFive

Leading the Semiconductor Design Revolution



SiFive - Global Presence and Reach



The RISC-V Revolution

November 2019

3

SiFive



Academic Adoption

CONFIDENTIAL - COPYRIGHT 2019 SIFIVE. ALL RIGHTS RESERVED.



COMPUTER

A Quantitative Approach

ARCHITECTURE

1 : 1 8

M<



- RISC-V architecture and implementation are already taught/researched at UC Berkeley, Stanford, MIT, Technion and other top universities
- The next cohorts of engineers will enter the job market knowing RISC-V



Industry and National Adoption

- ISA appropriate for all levels of computing systems, from MCU's to supercomputers
- Large companies are adopting RISC-V for deeply embedded controllers in their SoCs
- >35 silicon companies have embraced RISC-V
- NVIDIA has publicly announced that all future GPUs will use RISC-V
- Western Digital publicly announced their transition of all 1 billion+ cores per year to RISC-V
- India has adopted RISC-V as its national ISA
- US DARPA has mandated RISC-V in recent security proposals

RISC-V Ecosystem Momentum: Phenomenal



Si Five

Hardware Challenges

Why RISC-V? Customization and Verticalization!



Source: Hennessy, Patterson, Computer Architecture 6e commonstal - commonst 2018 SHIVE. ALL INGHTS INSERVED.

Time for a **Paradigm Shift**

01

02

03

Customization is only way to get performance

One-Chip-Fits-All no longer applies

Innovation desperately needed to meet needs of new applications running on billions of devices $\langle F \rangle$

Simple, modern, modular ISA Scales from microcontrollers to supercomputers

Easily extensible

Freedom to choose

Free and open architecture

Software ecosystem fostered by many

Allows differentiation, specialization, optimization

RISC-V

Enabling Domain-Specific Architectures, with a common software stack



The SiFive Solution



SiFive RISC-V Core IP Product Series



RISC-V Development Happens on HiFive Development Boards

HiFive1 RevB

FE310 (E31) Dev Kit

HiFive Unleashed

+ Microsemi Expansion Board World's First RISC-V Linux Dev Kit



Cloud Delivery: SiFive Core Designer

	Ol Design	32. Factors		an. buiki		
	En Series Bedford Falls				Raviow	
	Modes & ISA		Beatlord Falls Core Complex			
Nodes & ISA On-Chip Memory Faints Debug Internatis Branch Predictive	Privilege Modes		ESSENES CORE	IIV64IMAPDC	Front Port 52-bit A304	
	 Machine Mode. ● ⊡ Guer Mide. 		And they there are store and a second		System Port 32-bit A314	-
					Peripheral Port	
	ISA Extensions		Physical Memory Protection 8 Reports			
			He ECC Tablet			
	🥑 Mittaly (M.Extension) . 🛛		THE Coole 1008 - Sway	Data TM 64400		
	4 CYOLE	PIPELINED	JTAO Debug	PUC	CUNT	
			4 HW Breakpoints DMA	7 Priority Levels 255 Global VIL		
	- Atomics (A Extension) - G					

All RISC-V core products are delivered via web-based GUI SiFive **Core Designer**

Customers can choose preset Standard Core options or create and save their own configurations

Release Candidates are generated with a single click and available in 24 hours after verification

Our approach has produced many world firsts

World's First Cloud Tape-Out with Microsoft





World's First RISC-V SSD Controller



1.5+ GHz U54-MC SiFive CPU

1x E51: 16KB L1I\$, 8KB DTIM with ECC support 4x U54: 32KB L1I\$, 32KB L1D\$ with ECC

support ChipLink

Serialized Chip-to-Chip Coherent TileLink Interconnect DDR3/4, GbE, Peripherals



SiFive's RISC-V Core IP was **1/3 the power** and **1/3 the area** of competing solutions, and gave FADU the flexibility we needed in optimizing our architecture to achieve these groundbreaking products."

– Jihyo Lee, FADU CEO

Media News and Awards



 $\overline{\mathbb{F}}$

SiFive Momentum Unprecedented in the Semiconductor Industry

Today	This Week	This Year
01	01	75
Media Hit Per Day	Press Release Per Week	Cities
2,000	02	350
LinkedIn Views Per Day	Global Events Per Week	Talks
	200	6.000.000

Event Registrations

Video Views

SiFive



SiFive Recognized as a Leader

EE Times



DataCenter Knowledge

VentureBeat



"More power-efficient than ARM's competing processor designs"

"A tenth of the price in a fifth of the time"

"RISC-V on the Verge of Broad Adoption"

"RISC-V Climbs Software Mountain"

"Is the data center next?"

"SiFive Sees Big Year for RISC-V"

"Anyone with a web interface will be able to design chips and solve problems"

GSA 2018 Award: SiFive Recognized as Most Respected Private Semiconductor Company



Thank You!

SiFive

SiFive



Embedded Intelligence from Edge to Cloud



Embedding Intelligence from the Edge to the Cloud

SiFive Core IP Embedding Intelligence Everywhere



Consumer

AR/VR/Gaming devices Smart Home Imaging/Wearables



Storage/Networking/5G

SSD, SAN, NAS Base Stations, Small cells, APs Switches, Smart NICs, Offload cards



ML/Edge

Sensor Hubs, Gateways Autonomous machines IoT devices



AR/VR/Sensor Fusion

Low Latency peripheral access and coherent accelerator port

Combine with SiFive 2, 3 or 5 series for designs with tight power constraints

Coherent in-cluster combination of application processors with real time processors

Simple caching hierarchy for ease of application optimization

Workload specific customizations (AR/VR/MR/CV)

Mixed precision arithmetic for accelerating machine learning compute



Storage

Coherent in-cluster combination of application processors and real-time processors

Configurable memory maps and coherent accelerator ports for tightly coupling storage specific accelerators

Optional FPU for applications which don't need floating point capability **Deterministic mode** for **FAST DATA** applications with hard real-time constraints

Tightly integrated memories and Cache lock capability for critical real time workloads

Storage, ML, Cryptography specific **custom instructions**

64-bit real-time addressability for **BIG DATA** applications



5G/Networking

Complex arithmetic capability for accelerating baseband functions

High bandwidth accelerator ports for enabling intelligent offload processing

Configurable memory maps for optimizing QoS

In-cluster coherence of application and real-time processor enables 5G latency (<1ms) requirements

Hard real-time capabilities for scheduling baseband protocol layers

High throughput processing for next gen 5G stacks

Tightly Integrated Memories and Cache lock capability for critical real time workloads



SiFive Core IP - >>125 Design Wins!

Efficient Performance

Scalability

Embedding intelligence for a world of a **Trillion Connected Devices**

Compelling Feature Set